To successfully exploit the benefits of optical technology in a tightly coupled multicomputer, the architectural design must reflect both the advantages and limitations of optics. This article describes a class of such architectures, based upon inverted-graph topologies. We consider the physical construction of these systems, demonstrating the relevant technological components necessary to manufacture a working system. We then consider sample inverted-hypercube and inverted-mesh topologies, illustrating their properties, including processor labeling, topological embeddings, and message-routing algorithms. ptical technology has long been an appealing candidate for constructing high-speed interconnections in digital systems. Although optics have contributed dramatically to long-distance communication and more recently local area networks (such as FDDI, fiber distributed data interface), we have not seen a similar use of optical technology in tightly coupled multicomputer systems.
do not saturate the optical bandwidth, multiple sources can share the same physical "link" using wavelength division multiplexing (WDM), with all of the sources on the link able to transmit simultaneously. In contrast, in the electrical domain the sharing of a single link (such as a bus) requires that only one transmitter be enabled at a time. Effectively, optical media have a high signal fan-in; do not incur capacitive loading effects, providing for a high fan-out capability; and offer greater noise immunity than electrical systems.
The failure of optical technologies to penetrate the design and construction of multicomputers stems from a number of causes. First, the complexity of transmitters and receivers is greater when using optics. Systems must convert signals between the electrical and optical domains. Devices to perform these tasks are complex, bulky, and historically very power hungry. For example, a few years ago, laser threshold currents were typically 250 mA, and actual drive currents even higher. These levels required a separately packaged driver circuit that added significantly to system complexity.
Second, the transmission medium is more complex when using optics. In the electrical domain, traces on printed wiring boards (PwBs) are a mature technology. Manufacturing thousands of high-density, reliable interconnections is well established. In the optical domain, fiber connec- tions are bulky, expensive, and difficult to handle in large quantities. For use between chips on a board, optical interconnection technology has been plagued by excessively lossy waveguides and limited to material systems incompatible with the large areas associated with the PWBs in multicomputer systems (such as SiOJSi). Furthermore, optical coupling between lasers/detectors and waveguides continues to be a problem.
Finally, until recently, electrical alternatives have offered a viable approach to multicomputer interconnection designs. However, as bandwidth requirements grow, and IC performance levels increase, system designers increasingly view optical alternatives as necessary for maintaining balanced performance between computation and communication. In architectural design, the process essentially consists of making trade-offs between a set of evaluation criteria.
For massively parallel multicomputer systems, the set of evaluation criteria includes both processor-and interconnection-specific items. Processor criteria include the number of processors, computational performance of individual processors, quantity of memory at each processor, memory bandwidth, chip count, and power requirements. Interconnection criteria include network topology, total number of interprocessor links, bandwidth per link, latency, and scalability.
For example, when comparing a hypercube topology to a mesh, the hypercube would have the advantage if minimum network dimension were paramount. The mesh requires only four ports per processor, however, while the hypercube requires log, P ports. Neither is inherently better when both criteria are considered, and there are commercial implementations of each (Intel iPSC, Paragon).
The architectural design for an optically interconnected multicomputer must consider the strengths and weaknesses inherent in the optical technology. Strengths include High b a n d w i d t h a s i l y supports gigabit-per-second data rates. Multiple signal sources-WDM allows for a number of high-bandwidth sources per link. High fan-out-can support a large number of receivers without capacitive loading effects.
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Weaknesses are
Complex transmitters a n d receives-signals must convert between the optical and electrical domains. Complexity within the optical medium-the manufacturing processes for optical interconnections lag far behind those for electrical P W s .
These strengths and weaknesses imply several distinctions between an architecture based on optical media and one based on electrical interconnections. First, high bandwidth allows us to restrict consideration to bit-serial data pathways without sacrificing effective data rate. Second, high fan-in and fan-out implies that designs need not limit the interconnection topology to point-to-point links between processors pairs. Since a single optical link supports numerous senders and receivers simultaneously, each link serves as a shared resource common to more than two processors. Third, the complexity of the transmitters and receivers implies that designs must limit the number of ports per processor. Fourth, the complexity within the optical medium implies that we must hold the total number of optical links to a minimum.
As we will show, the challenge is to design alternative multicomputer architectures that take advantage of the benefits of the optical media and diminish the effects of the media's disadvantages.
Inverted-graph topologies
Manufacturers often build current massively parallel processing system designs around a scalable graph topology, where the processors are associated with vertices in the graph and the edges of the graph identify point-to-point communications links between processors. Figure l a shows a three-dimensional, eight-processor traditional hypercube topology. The boxes in the figure correspond to processormemory pairs, and the interconnecting lines represent communications links.
For use in constructing an optically interconnected multicomputer, we propose using a class of interconnection topologies where one reverses the role of the graph vertices and edges in defining the processors and links. Bhuyan and Agrawal introduced these topologies (for electrical interconnections) under the name generalized hyperbus structures. ' We call the proposed topologies inverted graphsz In these topologies, edges represent processor-memory pairs and vertices represent interprocessor communications links. Figure l b shows this arrangement, illustrating the same 3D hypercube graph, now implementing a 12-processor inverted hypercube. Figure 2 illustrates both a traditional 2D mesh topology and an inverted mesh.
Both the inverted hypercube and the inverted mesh are specific examples in the class of inverted kary, n cubes. Note that, strictly speaking, the inverted graphs of Figures l b and 2b are not graphs, but hypergraphs, since each link (edge) is incident to more than two processors (vertices).
We propose the inverted-graph topologies primarily to exploit the benefits and minimize the costs associated with an optical interconnection scheme. The interprocessor communication links are bit-serial, multipoint connections, taking advantage of the high-bandwidth, high-fan-in, and high-fan-out capabilities of optical media. There are only two ports per processor, reflecting the complexity of the signal translation devices. These topologies also require fewer total links than the corresponding traditional graph topology, compensating for the additional complexity within the media itself.
One clear advantage of inverted-graph topologies is how various parameters scale as the number of processors increases. In a hypercube graph, the number of vertices e 2 " , where d is the dimension of the hypercube, and the number of edges e= d2d-'. In the traditional hypercube topology, the number of processor-memory pairs P= U, the number of links L= e, and each processor has d ports. In an inverted hypercube, the number of processors P= e= d2 d -' , the number of links L= ~= 2~, and each processor has two ports.
As the number of processors grows, the number of links required to construct a traditional hypercube system becomes quite large. This growth is not as much of a concern with electrical interconnections, as the cost for each connection is relatively small. However, with optical links, the penalty (in terms of system complexity) is quite high. This contrasts with the number of links required to construct an inverted-hypercube system. Here, the number of links is smaller than the number of processors. For example, in a 1,024-processor hypercube (&lo) the number of links L=5,120, while in a 1,024-processor inverted hypercube (&8) the number of links L=256. Communications bandwidth does not suffer, because as the inverted hypercube scales to larger processor populations, the bandwidth used in each physical link increases.
Although not showing as dramatic a difference as the hypercube, the inverted mesh does require fewer links than the traditionfor processor populations up to 1,024. In each graph, the top curve is the number of physical links required for a traditional topology (either hypercube or mesh), the middle curve equals the number of processors, and the bottom curve is the number of physical links an inverted topology requires.
Another important parameter associated with optically interconnected systems is the number of ports required at each processor. Since the electrical-to-optical transmitters and optical-to-electrical receivers are significantly more complex than their purely electrical counterparts, we wish to limit the ports in an implementation. In a traditional hypercube the ports per processor grows logarithmically with the number of processors, while in the inverted hypercube the ports per processor is fixed at two (independent of system size). A traditional mesh topology has four ports per processor, again larger than the two an inverted mesh needs.
With this new understanding of how inverted-graph topologies benefit the communication links in massively parallel processing systems, we will now consider how to use state-of-the-art optical technology in constructing such a system.
Implementation issues
Given a current high-performance microprocessor as the computational resource-something with the power of the a1 mesh. In the mesh topology, a square kxk mesh has P= kz processors and L= 2 k2-2 k links. Except along the boundaries, each processor has four ports. In an inverted mesh, the number of processors P= 2 k2-2 k , the numProcessors ber of links L= k2 , and each processor has two ports. 
\,
the Intel Paragon has a 16-bit-wide 16 printed wiring boards data path and clocks at 100 MHz. This translates into an aggregate bit-serial rate of 1.6 Gbps. Therefore, an optical system with a bit-serial rate of 5 Gbps DEC Alpha c h i e 0 0 MIPS is a reasonable instruction rate. The Alpha chip occupies about 60 cmz of board area and consumes over 20W of power. Though available board area is the primary limit of memory capacity, systems will likely require 64-Mbyte or larger memory sizes.
Using currently available 16-Mbit memory chips, a 64-Mbyte memory will require 80 cmz of board area and consume approximately 15W. Allotting 10 cmz and 15W for a communications controller, transmitters, and receivers to route, send, and receive messages, the processor-link interface will require a relatively small fraction of the area and power budget for the processor. These example processor modules require approximately 150 cmz of real estate.
Previously, laser diodes had typical operating currents of 60-100 mA. Recently, we have seen a steady decrease in the threshold current. Lasers with threshold currents of <1 mA have been fabricated; we can now expect to see laser diodes driven directly by CMOS circuitry. Furthermore, CMOS circuitry capable of operating at gigahertz rates should appear in the near future and integrated detectors for feedback power control are becoming more common. Thus, we can expect the high-speed modulation of laser diodes to be not significantly more complicated than driving a conventional electrical transmission line.
Receiver design has shown similar advances. Recent work has demonstrated a 5-Gbps integrated, differential optical receiver, with simulation indicating that >lO-Gbps operation is possible with modifications to the biasing and packaging. We can expect this trend in optical transmitters and receivers to continue and are also beginning to see commercial ventures in this area.
Understanding that one current optical technology weakness is the complexity of the optical medium, we wondered if we could use bit-serial communication links instead of the byte-wide links commonly seen in electronic links. As a representative system that uses electronic communication links,
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For the distances considered in this system and gigahertz clock speeds, modal dispersion is insignificant and multimode optics (as opposed to single-mode) should suffice. This provides significant advantages in optical alignment and manufacturing ease.
Physical layout. As an example, let's consider a 1,024-processor multicomputer using an inverted-mesh topology.
We could arrange this system as a stack of 16 multiprocessor boards as shown in Figure 4 . Not shown, however, is the interconnection of all the individual processor modules.
Note that the distance from one processor module to another can be several centimeters, while the furthest distance can be over a meter. Although fiber optics and fiberrelated devices have the lowest optical loss, implementing a tightly coupled system using exclusively fiber-optic technology is quite difficult. Instead of using optical fiber, we propose a combination of optical waveguides and optical fiber-using each type of interconnection where appropriate. In particular, we would connect individual processors with optical waveguides, while interconnecting the boards with optical fiber. ' The success of an optical interconnection scheme will depend heavily on the physical layout dictated by the interconnection topology. For example, in electrical interconnections, crossovers are a well-established technology. If the physical optical interconnection requires optical paths to cross over, this significantly complicates the technology. Figure 5 shows a section of a proposed physical layout for optically interconnecting processors in the inverted-mesh topology. More specifically, it shows a repeat unit for the topology. The processor labels are shown beside each processor, and 7; and R, indicate transmitters and receivers for processor j . Proceeding with our example of a 1,024-processor system on 16 boards, each board would consist of 64 processors. We would copy and translate the physical layout shown in Figure 5 (with appropriate processor renumbering) to lay out all 64 processors on one of the 16 boards.
Several important points arise regarding Figure 5 . First, if we allow the optical interconnections to go through the individual processor boards, the layout requires no optical crossovers. To enable the optical interconnections to go through, we propose fabricating individual processor boards as daughterboards to the larger, optical interconnection motherboard. In this way, the optical path goes below the processor board, as indicated in the figure by the dashed lines that show waveguides below processor modules.
We have decided to place the optical sources/detectors on the optical interconnection board. The advantage of this scheme is that processor board replacement does not require accurate optical alignment, and only one type of replacement processor board is needed. One disadvantage of this technique is the difficulty in replacing failed optical sources. Later, we briefly describe a scheme for easily replacing failed optical sources while maintaining high coupling efficiency.
Figure 5 also shows the connection node for the processors. In an optical system, such a node must uniformly distribute the optical signal without losing light. Finally, we need to fabricate the optical waveguides on a board that supplies power and physical support to the individual processors. This board is approximately 1 m2, which places several requirements on the optical waveguide material system.
Material considerations. Material selection is a critical
concern for waveguide fabrication. The criteria used to evaluate dielectric materials for optical waveguides consists of optical, electrical, processing, and physical and mechanical properties. Previous work in low-loss acrylic polymer waveguides shows that organic-based optical waveguides have several advantages over glass, semiconductors, or lithium niobate (LiNbOS. Most importantly, acrylic waveguides have demonstrated low optical signal loss (<0.2 d B /~m ) .~ They are also capable of being fabricated in large sizes, generally low cost, compatible with a wide range of electronic materials including the boards used in printed wiring board technology, amenable to low-temperature processing, and able to be custom formulated for a particular system. They are also easily photopatterned, allowing for the fabrication of the passive device structures described next.
In addition to acrylic-based technology, several other organic polymers are potential candidates for board-level optical interconnections. Two material systems seeing widespread use as dielectric layers in multichip modules are polyimide and benzocyclobutene (BCB).6 Compared to acrylic technology, these material systems generally exhibit higher temperature stability, allowing for higher temperature postprocessing, but generally exhibit higher optical loss.
We have fabricated low-loss optical waveguides using phctopolymerizable acrylics as well as photodefinable BCB. The losses are less than 0.5 dB/cm at 633, 780, and 1,300 nm for the acrylic-based waveguides. BCB has loss minima at 850 and 1,300 nm. Our preliminary loss measurements indicate that single-mode waveguides have losses of 0.9 dB/cm at 1,300 nm.
Consider the waveguide runs shown in Figure 5 . Assuming a square processor board, the length of one side is approximately 13 cm. The longest distance for a waveguide run is approximately 80 cm. This translates to an optical loss of about 16 dB (assuming perfect optical coupling), which is well within the range of modern, high-speed optical receivers.
Optical coupling. Our proposed multicomputer requires a method for optically interconnecting the motherboards. For this, we propose using optical fibers. Lack of high-efficiency passive coupling schemes limits the role of optics in high-speed electronic systems. Most current approaches for coupling optical fibers to optical waveguides use active alignment to continuously monitor and optimize the light from the illuminated fiber to the waveguide during the mechanical coupling process is Obviously, this is a time-consuming, costly technique that does not lend itself to low-cost manufacturing.
In employing optical fiber to interconnect the various motherboards, it is critical to i d e n t~ techniques for passively coupling the optical fibers to the ridge waveguides on the motherboards. The challenge is to maximize the coupling efficiency between the optical fiber and the waveguide. This in turn highlights the need for a technique to mechanically guide the fiber exit face precisely and easily to the waveguide entrance aperture. Figure 6 shows a novel coupling concept we have developed. This technique uses the same polymer waveguide technology involved in fabricating the optical waveguides to simultaneously form self-aligned mechanical alignment wuys for properly positioning the optical fiber5.j These alignment ways require fabricating the optical fibers with Dshaped transition regions near their coupling ends. As the fibers, called D fibers, insert into the alignment ways they become precisely positioned in contact with the ridge polymer optical waveguides. This novel approach allows coupling of standard multimode graded-index fiber to ridge waveguides, with little or no active optimization, anywhere on the substrate surface-not just near the substrate perimeter. Coupling measurements are underway. A second coupling issue involves coupling the optical waveguides on the motherboard to the optical sources and detectors. Easing replacement of a defective optical source makes this lasedfiber coupling more complex than optical fibedwaveguide coupling. Typically, an anisotropically etched silicon s u b strate holds an optical fiber. Further etching produces alignment pads for the laser diode. The next step is to solder the laser in 64 IEEE Micro 7 place to produce a compact opticalfiber coupled source. Similar techniques produce compact, multifiber, precision connectors. These devices generally use v-grooves to precisely hold the fibers in position. Combining these two techniques provides a manufacturable, repairable method of mounting optical sources into the motherboard. This, in effect, produces a connectorized s o~r c e .~ This technique has several advantages. The critical laser-diode/optical-fiber alignment occurs during submodule manufacture, separate from motherboard assembly. Assembling these submodules into the optical interconnection board then becomes a simple mechanical connection, which is also the method for replacing a defective laser source.
Key passive elements. The architecture described here requires simultaneous transmission of multiple wavelengths on the same waveguide. Clearly, optical media's bandwidth is high enough to support multiple wavelength signals. However, in light of Figure 5 , the implementation of the connection node needs further explanation. The inverted topology requires multiple sources, each operating at a different wavelength, a means of coupling these multiple sources into a single optical waveguide, and a method of s e p arating the wavelengths at the receiving end.
The inverted-mesh topology requires four different wavelengths regardless of the number of processors. An ideal component to multiplex N wavelengths and subsequently distribute the multiplexed signals onto Noptical waveguides is an NxN coupler. Conventional n?tN couplers, made by stringing together 2x2 couplers, have several disadvantages. They are bulky, lossy, and produce very high power densities in the center element, which can lead to nonlinear effects. Although the 4x4 optical couplers required for the inverted-mesh topology can be fabricated using optical fiber and can be relatively compact, using optical fiber instead of waveguides would present numerous manufacturing problems.
Recent experiments using Fourier-optics designs* based on earlier microwave antenna work show that we can fabricate highly efficient, planar, NxNoptical couplers that are wavelength insensitive. Figure 7 shows a scanning electron micrograph of a 10x10 optical coupler fabricated in our laboratory. The coupling region measures approximately 100x750 pm and uses the same polymer resins found in the optical waveguides. In fact, a single photolithographic step simultaneously patterns the polymer waveguides, D-fiber alignment ways, and 4x4 couplers.
The second most important passive element is a wavelength demultiplexing device. Literature proposes several schemes. In general, discrete micro-optical elements exhibit high performance but potentially suffer from poor manufacturability primarily due to the difficulty associated with integrating the devices into a system. Integrated optical elements, however, easily integrate into the system but usually do not perform to the level of a discrete micro-optical element.
For our project, we anticipate integrating micro-optical elements into a detector module. The module will connect to the motherboard in a manner analogous to that of the optical sources. Because the inverted-mesh topology requires only four wavelengths, they can be widely separated. Furthermore, using multimode optical components will ease alignment requirements. We can thus expect a low-cost, highly efficient, manufacturable receiver.
Recent advances in materials for fabricating low-loss optical waveguides, as well as significant advances in transmitters and receivers driven by the telecommunications industry, suggest that the high bandwidth of optics is accessible for properly designed systems.
Topological properties
Extensive studies of traditional graph topologies such as meshes and hypercubes have produced elegant processor labeling schemes, minimal message-routing algorithms, embeddings of one graph onto another, and a host of other useful properties. By briefly examining some of the topolog-
Optical waveguides
As Figure A shows, optical waveguiding rests on the principle of total internal reflection. When light in one dielectric medium is incident on another dielectric medium with a different refractive index, the light both reflects and refracts at the interface. Solving Maxwell's equations with appropriate boundary conditions, we can derive both Snell's law and the law of reflection. The law of reflection states that the angle of reflection <e$ equals the angle of incidence <e>. Snell's law gives the relation between the angle of incidence, the angle of transmission (8s of the refracted light, and the refractive indices of the two media. If the refractive index of the medium containing the incident wave is greater than the refractive index of the medium containing the transmitted wave, there exists a critical angle where the incident wave is totally reflected. This process continues, with the light bouncing back and forth as it guides down the length of the waveguide. Therefore, the requirement for guiding is two different dielectric materials that do not appreciably absorb light and have a specific relation between their refractive indices. The core material-the central region of the waveguide where the light energy is contained-must have a higher refractive index than the cladding material surrounding the core region.
ical properties of an inverted hypercube and an inverted mesh, we can show processor labeling schemes, graph embeddings, and message-routing algorithms for each topology.
We noted earlier that the topologies described here as inverted graphs are not true graphs, but hypergraphs, since the communications links are multipoint connections-they have more than two endpoints. For message-routing purposes, the available one-hop communications paths correspond to the edge graph of the defining traditional graph. We define the edge graph E of a graph Gas follows: There is a vertex in E for each edge in G, and two vertices in E are April 1995 65 joined by an edge if and only if they are adjacent edges in C. Inverted topologies associate processors with the vertices of the edge graph, and each multipoint communications link implements a number of edges in the edge graph.
Processor labeling. Figure 8a illustrates traditional hypercube processor labeling for a 3D hypercube. For a d-dimensional hypercube, processors labels are d-bit binary numbers where the ith bit locates the processor in the ith dimension of the hypercube graph. This labeling scheme has a number of very useful properties:' nearest-neighbor processors are easy to identify, and minimal routing algorithms are well known and simple to implement. The labeling scheme for the inverted hypercube will leverage many of these properties. Figure 8b illustrates the inverted-hypercube labeling scheme for a 3D inverted hypercube. Using a three-symbol alphabet (0,l ,XI, the scheme derives processor labels from the traditional hypercube graph labels that correspond to the two communications links to which the processor attaches. At the symbol position where the two link labels differ, the processor label takes the symbol x. At the remaining symbol positions, the processor label matches the two link labels. Dowd and Jabbour'O presented this scheme for labeling links in general k.-ary, ncubes and it is a special case of the labeling scheme Bhuyan and Agrawal' described for generalized hyperbus structures.
Consider the topmost processor in Figure 8b . The two communication links that it connects to are labeled 110 and 11 1. This results in a processor label of 1 lx.
Each processor has two ports, labeled 0 and 1. An examination of the symbol position in the two communications links where the processor label is x determines the port labels. For example, processor OOx connects to links 000 and 001, with port 0 attached to link 000 and port 1 attached to link 001. Using this labeling scheme, we can identlfy nearest-neighbor processors by comparing the two processor labels. Ignoring the symbol positions where either label contains 66 IEEEMicm an x(that is, treating that symbol as a don't-care condition), if the remaining portion of both processor labels are equal the processors are adjacent (they have a common communications link). Similarly, we can determine the number of intermediate hops required to communicate between any two processors from the Hamming distance between their processor labels, treating the x symbols as don't care conditions. The number of hops is the Hamming distance plus one. For example, messages between processors OOx and llx must traverse three hops (their labels differ in the first two symbol positions). Bhuyan and Agrawal' describe these properties of inverted hypercubes.
The labeling scheme for an inverted mesh depends upon the ability to embed a traditional mesh into an inverted mesh. Consider the inverted mesh of Figure 9a . Here, a 3x3 graph implements a 16-processor inverted mesh (adding four perimeter processors to the earlier definition). This system becomes more interesting when rotated clockwise 45 degrees, as in Figure 9b .
The processor labels derive from the traditional mesh labeling scheme, with the first digit indicating the processor location in the x dimension and the second digit indicating the location in the y dimension. Note that a traditional mesh is embedded in the graph, with the ability for each processor to immediately communicate to its neighbor to the north, south, east, and west. Each processor also has diagonal connections, in addition to the traditional mesh links. Using the diagonal connections, the maximum length path in a 4x4 traditional mesh topology (6 hops from processor 00 to processor 33) is half that value (3 hops) in a 4x4 inverted mesh.
Graph embeddings. One interesting multicomputer
topology property is the ability to map different topologies onto the physical system that we construct. For example, a number of alternate topologies, such as the ring, tree, mesh, and torus, easily map into traditional hypercubes.' This ability provides significant advantages when the application to be executed fits naturally into one of the alternate topologies.
The inverted hypercube does not perform graph embeddings well. One cannot directly embed a ring into any odddimensional inverted hypercube. The proof of this is simple. An embedded ring in an inverted graph is equivalent to an Euler tour of the defining traditional graph. An Euler tour does not exist in a graph with any odd-degree vertex, and the degree of each vertex in a hypercube graph equals the dimension of the hypercube. Therefore, an odd-dimensional inverted hypercube does not contain an embedded ring.
As a corollary, directly embedding a mesh into any odddimensional inverted hypercube is also impossible. Since a mesh contains an embedded ring and an odd-dimensional inverted hypercube cannot contain an embedded ring, an odd-dimensional inverted hypercube cannot contain an embedded mesh.
The inverted mesh is clearly superior in its ability to embed alternative topologies. We noted earlier when describing the processor labeling that a traditional mesh can be embedded in the inverted mesh: Figure 9c shows the logical point-topoint connections supported by the inverted mesh of Figure  9b . In this figure, lines indicating the nearest-neighbor processors replace the physical multipoint optical connections. Recall that this is simply the edge graph of the traditional mesh. We can clearly see the embedded mesh, along with the additional diagonal connections. The inverted-mesh topology is closely related to the X-net mesh used in the MasPar MP-I. However, the X-net mesh has diagonal connections across every square, while the inverted mesh has diagonal connections across every other square. Since a traditional mesh can be embedded in the inverted mesh, algorithms and applications that currently take advantage of a mesh interconnection can execute unaltered on an inverted mesh. This is an important advantage, since system designers have expended considerable algorithm design effort in developing applications for systems interconnected with a traditional mesh topology.
Routing algorithms. The routing algorithm for invertedhypercube topologies exploits conventional routing on traditional hypercubes. First, the algorithm chooses one of the two source processor ports to initially send the message. Next, it designates one of the two destination processor ports to receive the message. Third, it chooses a route between the links as in a traditional hypercube topology. The resulting paths in this algorithm are minimal if the we observe the following rules when choosing the ports for the source and destination processors. If the x symbol is in different positions in the source and destination processor labels: 1) note x position in the source processor label, 2) examine the symbol that is in the same position in the destination processor label, 3) use this symbol as the port in the source processor, 4 ) note x position in the destination processor label, 5) examine the symbol that is in the same position in the source processor label, and 6) use this symbol as the port in the destination processor. If the x symbol is in a common position in the source and destination processors, use the same port on both source and destination processors.
For example, consider the route from processor OOx to 1x1. Since the x is in different positions in the two labels, we follow the six-step procedure just described. The resulting path is: proc. 0Ox4ink OOl+proc. aOl+link lOl+proc. 1x1 . Note that if there is only one hop between the source and destination processors, this algorithm correctly chooses the two ports connected to the same link. The shortest path routing algorithm for inverted-mesh topologies has a significant distinction from routing algorithms for traditional meshes. In a traditional mesh, we can first align with the destination processor in the horizontal dimension and then align in the vertical dimension, or the dimensions can be reversed, first aligning vertically followed by horizontally. The inverted mesh does not offer this flexibility.
We can state the high-level routing algorithm for an inverted mesh in two rules. 1) Use a diagonal hop toward the destination processor if available. Otherwise 2) move one hop in the dimension of maximum distance from the destination processor. The algorithm repeats these rules until it reaches the destination.
At a processor, the routing algorithm need only choose the next hop on the path to the destination processor. This is true not only for the source processor, but for any processor on the path from source to destination. Figure 10 shows the routing algorithm executed at each processor. In the figure, (local.x, 1ocal.y) is the address of the processor on which the algorithm is currently executing, (dest.x, dest.y) is the address of the destination processor, and (next.x, next.y) is the address of the next processor on the path from the local processor to the destination. Also (dist.x, dist.y) represents the distance to the destination and the function szgdu) returns 0 if u=O, returns 1 if W O , and returns -1 if u<O. The algorithm first checks if the local processor is the destination. It then checks if the local address aligns with the destination in either the x or y dimension. If none of these 68 IEEEMicro tests pass, it checks for the existence of a diagonal hop toward the destination. The processor determines whether its local diagonal connections are northeast-southwest or northwest-southeast by examining the x and y coordinates of its processor label. If both are even or both odd, the diagonal connections are northeast-southwest. If one coordinate is even and the other odd, the diagonal connections are northwest-southeast. Finally, if the processor does not find a diagonal hop, it compares the distance in the two dimensions and moves in the direction of the larger distance.
Although the local processor can execute the code described in Figure 10 , for performance reasons it is better to make the routing decisions in dedicated hardware. Implementing this hardware is straightforward for this algorithm, requiring only a limited amount of combinational logic to make all the routing decisions.
We have considered processor labeling, graph embeddings, and message-routing algorithms for both the inverted hypercube and the inverted mesh. Clearly, the inverted mesh shows the most promise for use in multicomputer architectures. Most importantly, it supports the embedding of a traditional mesh, which enables the use of traditional mesh processor labeling and leverages previous applications and algorithm development work for the traditional mesh. Also, a minimum pathlength routing algorithm for the inverted mesh is straightforward to implement in hardware. In contrast, the inverted hypercube has very poor graph-embedding properties, severely compromising its effectiveness as a generalpurpose topology.
REPLACING ELECTRICAL WIRES with optical fibers in existing topologies is not the way to exploit optics in large, tightly coupled, multiprocessor systems. We must rethink the system architecture from top to bottom, taking advantage of the benefits and limiting the penalties associated with optical technologies.
As we have shown, the inverted mesh holds great promise as a topology for an optically interconnected multicomputer architecture. It has clear, familiar processor labeling, it can leverage previous work oriented toward traditional mesh topologies, and message routing is simple and straightforward to implement in hardware.
In conclusion, we believe that optical interconnection technology has matured to the point where it is usable in the construction of tightly coupled digital systems. With the choice of an appropriate architecture, the pieces of the puzzle are all in place to build systems that exploit the advantages of optics. We are looking forward to building a prototype inverted-mesh system and measuring its performance on several parallel programs. C I--
